Voltage-Lift Technique Based Non-Isolated Boost DC-DC Converter: Analysis and Design

Farzad Mohammadzadeh Shahir, Student Member, IEEE, Ebrahim Babaei, Senior Member, IEEE, Murtaza Farsadi

Abstract—In this paper, a new structure of non-isolated boost dc-dc converters based on voltage-lift (VL) technique is proposed. In comparison with conventional non-isolated boost dc-dc converters, the proposed converter generates higher voltage gain. In this paper, the relations between voltage and current of all elements in continuous conduction mode (CCM) and discontinuous conduction mode (DCM) are calculated as well as voltage gain in each mode. Then, the critical inductance and stress of switch current are extracted. Finally, the validity of given theories is examined by using the experimental results.

Index Terms—Dc-dc converter, non-isolated boost converter, critical inductance, voltage-lift technique.

I. INTRODUCTION

NOWADAYS, using dc-dc converters are rapidly expanding in computer systems, medical equipment, servo-motors, LED lighting systems, power factor correction (PFC), communication systems, hybrid vehicles auxiliary equipment, portable electronic equipment such as mobile phones and portable computers, uninterrupted power supplies (UPS) and green energy systems such as systems fuel cell, photovoltaic (PV) systems and wind turbine (WT) systems [1]. These types of power electronic converters are controlled using pulse width modulation (PWM) and switching frequency. The converters that switching is controlled by PWM technique are classified into two isolated and non-isolated groups. In the structure of isolated dc-dc converters such as fly back, forward, half bridge, full bridge and push pull, high-frequency transformer is used and achieving high voltage is possible by changing the number of turns of transformer. However, high-frequency transformers in addition to raising the prices leads to high switching voltage and considerable losses due to transformer leakage inductance [2]. To reduce this problem, non-dissipative snubber circuits or active clamp circuits are used that increases the price and size of the converters and complicates the control process [3]. In the structure of non-isolated dc-dc converters such as buck, boost, buck-boost, CUK, and SEPIC converters, there is no high-frequency transformer and as a result, non-isolated dc-dc converters have lower price, smaller size and lower switching losses and high efficiency [1].

Among non-isolated dc-dc converters, the conventional non-isolated boost converter due to high voltage gain, direct connection of inductor at input, and lower input capacitance at output and smaller filter size, switch protection against overvoltage and electromagnetic interference (EMI), lower power stress on the elements, higher transient response ratio, higher efficiency and power density has many applications in LED lighting systems, [4], PFC [5], auxiliary equipment of hybrid cars [6] and green energy systems [7] such as fuel cell systems, PV systems and WT systems. In these applications, the non-isolated boost converter acts as an interface between low-voltage sources and high-voltage load and plays an important role in increasing the output voltage gain from low voltage. Assuming that the converter is ideal in theory, and is in CCM, very high voltage gain would be achieved of a conventional non-isolated boost converter for high duty cycle ratio. However, due to substantial switching and conduction losses of the diodes and decrease in efficiency with increase of the voltage gain, especially in high loads, restoring the problem in the high voltage EMI of elements and high voltage stress of switching, rate of duty cycle is about 0.8 and voltage gain is almost limited to four times [8]. Therefore, the use of conventional non-isolated boost converters in high voltages would not be appropriate. To overcome these problems and improve the profile of these converters many methods and techniques have been presented in recent years.

In [9-10], new structures have been presented for non-isolated dc-dc boost converters. Although using this technique voltage gain is increased properly but in the higher voltage gains, the number of elements and voltage stress of switches is increased and its control system design becomes more complex. This technique has been developed in [11] to reduce voltage stress of switches. In [12-13], coupled inductor has been used to increase the voltage gain. This method can achieve high voltage gain and high efficiency by changing the coupled inductor turns ratio and energy recovery of leakage inductance. In addition, low off-state voltage can be provided by this method for the main switch [13]. Most of these converters have a high input current ripple and need a large input filter. As a result, the application of this method is limited. In addition, the diode reverse recovery time delay due

Manuscript received February 2, 2017; revised April 30, 2017; accepted July 29, 2017.

Farzad Mohammadzadeh Shahir is with Department of Electrical Engineering, Urmia Branch, Islamic Azad University, Urmia, Iran (e-mail: f.m.shahir@iaurmia.ac.ir).

Ebrahim Babaei is with Faculty of Electrical and Computer Engineering, University of Tabriz, Tabriz, Iran, and also with the Engineering Faculty, Near East University, 99138 Nicosia, North Cyprus, Mersin 10, Turkey (e-mail: e-babaei@tabrizu.ac.ir).

Murtaza Farsadi is with Faculty of Electrical and Computer Engineering, University of Urmia, Urmia, Iran (e-mail: m.farsad@urmia.ac.ir).
to leakage inductance of coupled inductor; increase in size and price are other drawbacks of this method [14].

The non-isolated dc-dc converters that are connected in series and parallel have been presented in [15-16]. The purpose of this method is to achieve high voltage and high efficiency with wide range of changes using the minimum number of active switches. This technique is used for applications in renewable energy. High losses, current ripple over the switches, and high stress of current and voltage of switches as well as semiconductor elements, lack of adequate performance at low voltage, complex control of switching, large size and high price and stability are the drawbacks of this technique. To reduce high stress of switches and semiconductor elements, coupled inductor is used in [17].

In the switched capacitor (SC) technique [18], the high-voltage gain is provided by the combination of a number of switches and capacitors with minimum inductors. This technique has been developed in [19]. Although using this technique provides high voltage gain with high efficiency, with an increase in the rate of voltage gain switching control would be complicated due to the increased number of switches and capacitor, and current ripple is increased considerably. In addition, switching losses due to hard switching of active switches is disadvantage of this technique. In [20], a structure is provided using combination of a number of capacitors and diode to reduce switching complexity control and ripple current. In [21], switches and elements stresses have significantly decreased by using a coupled inductor.

In [22], high-frequency transformer or coupled inductor interleaving technique has been presented. In this technique, high-frequency transformer or coupled inductor is inserted between dc-dc converters such as boost-flyback, flyback-SEPIC, etc. to increase voltage gain [23]. This technique is applicable in most techniques of voltage boost such as VL and SC techniques [24]. This structure with changing the rate of inductor and recovery of the stored energy in leakage inductance of the high voltage gain provides high efficiency and low-off state voltage for switches. In most of these structures, passive and active clamp circuits are used to recover leakage inductance and to clamp voltage the off state voltage of switch [25]. In the structure presented in [26], it is tried to eliminate the input current ripple by a transformer.

In [27], VL technique has been introduced. This technique has been extended in [28-29] as well. VL technique is a popular and effective technique for increasing the output voltage gain that has been used extensively in the power electronics circuits. Using this technique, characteristics of conventional non-isolated boost dc-dc converters are well improved. Using this method, the input voltage increases step by step to transfer high voltage gain to load. The performance of VL technique is based on energy storage elements (inductor and capacitor). High power density, high efficiency, simple structure and cheapness compared to other techniques and small output voltage ripple, especially for high voltage values are the features of this technique. In addition, the lack of additional switches that lead to the complexity of the control system of a dc-dc converter is an important feature of this technique.

In this paper, a new structure for non-isolated boost dc-dc converter based on VL technique is proposed that has higher voltage gain. In the followings, equations for elements of the proposed non-isolated boost dc-dc converter in CCM and DCM are extracted, and the voltage gain and critical inductance between CCM and DCM for proposed dc-dc converters are calculated. Then, the current stress of switch in CCM and DCM is evaluated. Finally, the accuracy of theoretical concepts will be evaluated by experimental results of a laboratory prototype.

II. THE PROPOSED STRUCTURE

The structure of proposed converter is shown in Fig. 1. According to Fig. 1, the structure of the proposed converter consists of one power switch, two inductors, three capacitors and three diodes. For the convenience of analysis, the following assumptions are made: (a) The proposed converter is analyzed in the steady state, (b) The output voltage is constant, (c) The capacitors are large enough, so, the voltage of capacitors is assumed to be constant in each switching cycle, d) The switch and diodes are ideal. The voltage and current relations of each element in CCM and DCM are determined in the following.

A. Operating Principle

Equivalent circuits and the key waveforms of the proposed converter under CCM and DCM are shown in Figs. 2, 3 and 5, respectively. The CCM consists of three operating mode including $T_{on}$, the first part of time interval of $T_{off}$ ($T'_{off}$) and the second part of time interval of $T_{off}$ ($T''_{off}$). While the DCM is made up of four operating mode including $(t_3, t_4)$, $(t_1, t_2)$ $(t_1, t_2)$ and $(t_1, t_2)$. The operating principle of proposed converter in CCM and DCM is discussed in the following.

**Mode I:** In the time interval of $T_{on}$ in CCM and $(t_3, t_4)$ in DCM when the switch $S$ is turned on and the diodes of $D_i$ and $D_j$ are reverse-biased and the $D_i$ diode is forward-biased, the inductor $L_1$ is directly connected to voltage source $(V_i)$, and its current is linearly increased from its minimum value $(I_{LV1})$ to its maximum value $(I_{LV2})$. As a result, its stored energy is increased. During this time interval, the inductor $L_2$ and the capacitors $C_1$ and $C_2$ are in series and are connected to $V_i$. In this case, the current of inductor $L_2$ is linearly increased from its minimum value $(I_{LV2})$ to its maximum value $(I_{LV2})$. As a result, its stored energy is increased and the voltage of capacitor $C_1$ is decreased from its
maximum value \( V_{CP1} \) to its minimum value \( V_{CV1} \) and the voltage \( C_2 \) capacitor is increased from its minimum value \( V_{CP2} \) to its maximum value \( V_{CV2} \). Also, the voltage of capacitor \( C_3 \) is decreased from its maximum value \( V_{CP3} \) to its minimum value \( V_{CV3} \). The equivalent circuit of proposed converter in this time interval is shown in Fig. 2(a).

**Mode II:** In the first part of time interval of \( T_{off} \) \((T'_{off})\) in CCM and \((t_1, t_2)\) in DCM when the switch \( S \) is turned off, the diodes \( D_2 \) and \( D_3 \) are forward-biased and the diode \( D_1 \) is reverse-biased, the inductor \( L_1 \) is connected to the capacitor \( C_1 \), \( C_2 \) and load, as a result its current and stored energy are gradually decreased. Also, the inductor \( L_2 \) is connected to the capacitors \( C_1 \) and \( C_3 \) in series. Then, the current of inductor \( L_1 \) and its stored energy are gradually decreased to minimum value. During this time interval, the voltage of the capacitors \( C_1 \) and \( C_2 \) are decreased and the voltage of capacitor \( C_3 \) is gradually increased. The equivalent circuit of proposed converter in this time interval is shown in Fig. 2(b).

**Mode III:** In the second part of time interval of \( T_{off} \) \((T'_{off})\) in CCM and \((t_2, t_3)\) in DCM, when the switch \( S \) is turned off and the diodes \( D_1 \), \( D_2 \) and \( D_3 \) are forward-biased, the current of the capacitor \( C_2 \) and inductor \( L_2 \) provide the charge current of capacitor \( C_3 \) and the load current; as a result, the voltage of capacitor \( C_2 \) and the current of inductor \( L_1 \) are reduced to their minimum values. Meanwhile, the stored energy of capacitor \( C_3 \) is increased to its maximum value, so its voltage reaches \( V_{CP3} \). During this time interval, the capacitor \( C_1 \) is in parallel with the inductor \( L_1 \) thus its voltage is increased to its maximum value. In this case, the inductor \( L_1 \) current and its stored energy are reduced to their minimum values. Since the energy of load is provided by parallel path of \( L_1 \), \( L_2 \), \( C_1 \) and \( C_2 \), the inductor current is decreased to their minimum values at the same time. The equivalent circuit of proposed converter in this time interval is shown in Fig. 2(c).

**Mode IV:** At \((t_3, t_4)\) in DCM when the switch \( S \) is turned off and the diodes \( D_1 \), \( D_2 \) and \( D_3 \) are reverse-biased, the current of the inductors \( L_1 \) and \( L_2 \) are zero and their stored energy are in their minimum values. Also, the voltage and stored energy of the capacitors \( C_1 \) and \( C_2 \) remain constant. During this time interval, the discharge current of capacitor \( C_1 \) provide the load current. As a result, its voltage and stored energy is decreased to their minimum values. The equivalent circuit of proposed converter in this time interval is shown in Fig. 2(d).

### B. Analysis of Proposed Converter in CCM

By applying KVL in Fig. 2(a), we have:

\[
 v_{L11} = v_i = L_1 \frac{di_{L11}}{dt} = L_1 \frac{di_{L11}}{T_{on}} \tag{1}
\]

where \( v_{L11} \) and \( i_{L11} \) denote the voltage and current of the inductor \( L_1 \) at \( T_{on} \), respectively, and \( \Delta i_{L11} \) is its current ripple. By applying KVL in Figs. 2(b) and 2(c) at \( T_{off} \), we would have:

\[
 v_{L13} = v_i + v_{C2,3} = v_{C1,3} = L_1 \frac{di_{L13}}{dt} = -L_1 \frac{di_{L1}}{T_{off}} \tag{2}
\]

where \( v_{L13} \), \( v_{C2,3} \), \( v_{C1,3} \) and \( v_{C3,3} \) are the voltage of the inductor \( L_1 \) and capacitors \( C_1 \), \( C_2 \) and \( C_3 \) at \( T_{off} \), respectively. \( i_{L13} \) indicates the inductor \( L_1 \) current at \( T_{off} \).

By substituting (1) and (2) into voltage-balancing rule of an inductor in steady state; considering Figs. 2(b) and 2(c) and assuming negligible value for \( T'_{off} \), we have:

\[
 v_i T_{on} - v_{C1,3} T_{off} = 0 \tag{3}
\]

where \( v_{C1,3} \) represents the voltage of capacitor \( C_1 \) at \( T_{off} \).
IEEE TRANSACTIONS ON POWER ELECTRONICS

4

Fig. 3. Voltage and current waveforms in CCM for: (a) inductors $L_1$ and $L_2$; (b) capacitors $C_1$, $C_2$ and $C_3$; (c) diodes $D_1$, $D_2$, and $D_3$

By defining duty cycle of a dc-dc converter ($D = T_{on}/T$), it is resulted:

$$v_{c,13} = \frac{D}{1-D}v_c$$  \hspace{1cm} (4)

From Fig. 2, we have:

$$v_{c,13} = v_{c,12} = v_{c,13}$$  \hspace{1cm} (5)

where $v_{c,13}$, $v_{c,12}$ and $v_{c,1}$ are the voltage of capacitor $C_1$ at $T_{on}$, at $T'_{off}$ and its average value in steady state, respectively.

The capacitor $C_1$ current at $T_{on}$ ($i_{c,13}$) is equal to:

$$i_{c,13} = -i_{L,2,3} - i_{E,2,3}$$  \hspace{1cm} (6)

The capacitor $C_1$ current at $T'_{off}$ ($i_{c,12}$) is:

$$i_{c,12} = -i_{L,2,2}$$  \hspace{1cm} (7)

The capacitor $C_1$ current at $T'_{off}$ ($i_{c,13}$) is equal to:

$$i_{c,13} = i_{L,1,3} - i_{L,2,3} + i_{E,2,3}$$  \hspace{1cm} (8)

By applying KVL in Fig. 2(a), we have:

$$v_{L,2,1} = v_c + v_{C,13} - v_{E,2,1} = L_2 \frac{di_{L,2}}{dt} = L_2 \frac{\Delta i_{L,2}}{T_{on}}$$  \hspace{1cm} (9)

where $v_{L,2,1}$ and $v_{E,2,1}$ show the voltage of the inductor $L_2$ and capacitor $C_2$ at $T_{on}$, respectively. Also, $i_{L,2,2}$ shows the inductor $L_2$ current at $T_{on}$ and $\Delta i_{L,2}$ indicates its current ripple. By applying KVL in Figs. 2(b) and 2(c), we have:

$$v_{L,2,3} = v_c + v_{C,13} - v_{E,2,3} = L_2 \frac{di_{L,2}}{dt} = -L_2 \frac{\Delta i_{L,2}}{T_{off}}$$  \hspace{1cm} (10)

where $v_{L,2,3}$ and $i_{L,2,3}$ show the voltage and current of the inductor $L_2$ at $T_{off}$, respectively.

By considering Fig. 2, we have:

$$v_{c,1} = v_{c,2}$$  \hspace{1cm} (11)

where $v_{c,2}$ represents the average voltage of capacitor $C_2$.

The capacitor $C_2$ current at $T_{on}$ ($i_{c,2,3}$) is as follows:

$$i_{c,2,3} = -i_{L,3,1}$$  \hspace{1cm} (12)

From Fig. 2(b), the capacitor $C_2$ current ($i_{c,2,2}$) is equal to:

$$i_{c,2,2} = i_{L,2,2}$$  \hspace{1cm} (13)

where $i_{L,2,2}$ represents the inductor $L_1$ at $T'_{off}$.

The below relation is obtained for the capacitor $C_2$ current at $T'_{off}$ ($i_{c,2,3}$) as follows:

$$i_{c,2,3} = i_{L,3,1} - i_{L,2,3}$$  \hspace{1cm} (14)

According to Fig. 2, the average voltage of capacitor $C_3$ ($v_{c,3}$) is equal to:

$$v_{c,3} = V_o$$  \hspace{1cm} (15)

The capacitors $C_3$ currents at $T_{on}$ ($i_{c,3,1}$), at $T'_{off}$ ($i_{c,3,2}$) and at $T'_{off}$ ($i_{c,3,3}$) are, respectively:

$$i_{c,3,1} = -I_o$$  \hspace{1cm} (16)

$$i_{c,3,2} = i_{L,3,2} + i_{L,3,3} - I_o$$  \hspace{1cm} (17)

$$i_{c,3,3} = i_{L,3,2} - i_{L,3,3} - I_o$$  \hspace{1cm} (18)

where $I_o$ represents the average load current.

According to Fig. 2, the voltages of diode $D_1$ at $T_{on}$ ($v_{D,1}$) and at $T'_{off}$ ($v_{D,1}$) are respectively equal to:

$$v_{D,1} = -v_{c,1,1} - v_{L,1,1}$$  \hspace{1cm} (19)

$$v_{D,1} = -v_{c,1,2} - v_{L,1,2}$$  \hspace{1cm} (20)
From Fig. 2(c), the current of diode $D_1$ at $T_{off}$ ($i_{D13}$) is extracted as follows:

$$i_{D13} = i_{D12} + i_{C13}$$

(21)

The current relation of diode $D_2$ ($i_{D2}$) is obtained as:

$$i_{D2} = i_{L2}$$

(22)

The voltage of diode $D_1$ at $T_{on}$ ($v_{D1}$) and its current at $T_{off}$ ($i_{D3,3}$) respectively are:

$$v_{D1} = v_{C1} - v_{C3}$$

(23)

$$i_{D3,3} = i_{L2} + i_{C2,3}$$

(24)

By applying voltage-balancing rule for $L_2$ in steady state and replacing (9) and (10) into it, the proposed boost converter voltage gain in CCM is obtained as follows:

$$V_o = 1 + D$$

$$V_i = 1 - D$$

Assuming no losses, it is resulted:

$$I_o = 1 - D$$

$$I_i = 1 + D$$

(26)

where $I_i$ is the average input current.

Assuming pure resistance load ($R$) and taking into account (25) and (26), we have the following equation:

$$I_o = \left(\frac{1 + D}{1 - D}\right) \frac{V_o}{R}$$

(27)

Summary results of the comparison between the proposed converter and other boost converters are presented in Table I. Also, by assuming the same input voltage, the efficiency variation analysis has been done between the proposed converter and presented converter in [28] and [29], and its curve is shown in Fig. 4. As shown in Fig. 4, the proposed converter in [28] provided the lowest efficiency whereas the proposed converter and presented in [29] have acceptable efficiency in compression with the presented converter in [28]. Of course, the proposed converter efficiency is higher than other presented converters in [28] and [29] for some duty cycles. On the other hand, higher and more acceptable voltage gain is provided by the proposed converter with less elements and switches than other presented converters. For more details, the proposed converter and presented converter in [11] have been introduced by different techniques; however one less diode and capacitor is used in the structure of the proposed converter in compression with that of [11]. Additionally, the controlling of switches in [11] was done by phase difference and, unlike proposed converter; the output capacitor consists of two series capacitors with common middle point. Most importantly, the duty cycle ratio of presented converter in [11] was limited to less than 0.5 in practice as a result the output voltage gain ratio was limited.

### Analysis of Proposed Converter in DCM

By applying KVL in Fig. 2(a), we have:

$$v_{L1} = V_i = L_1 \frac{di_{L1}}{dt} = L_1 \frac{\Delta i_{L1}}{\Delta t}$$

(28)

where $v_{L1}$, $i_{L1}$ and $\Delta i_{L1}$ indicate the voltage and current of the inductor $L_1$ at ($t_0$, $t_1$), respectively, and $\Delta L_1$ shows its current ripple. By applying KVL in the circuit shown in Figs. 2(c) and 2(d), we have:

$$v_{L1} = V_i + v_{C1} - v_{C3} = L_1 \frac{di_{L1}}{dt} = L_1 \frac{\Delta i_{L1}}{\Delta t}$$

(29)

where $v_{L1}$, $v_{C1}$ and $v_{C3}$ indicate the voltage of the inductor $L_1$, capacitors $C_1$ and $C_3$ at ($t_0$, $t_1$), respectively. Also, $i_{L1}$ shows the inductor $L_1$ current at ($t_0$, $t_1$).

The current and voltage of the inductor $L_1$ at ($t_1$, $t_2$) ($i_{L1}$, $v_{L1}$) is as follows:

$$i_{L1} = 0$$

(30)

$$v_{L1} = 0$$

(31)

The following equations are defined for time intervals in DCM:

$$D_1' = \frac{t_1 - t_0}{T}$$

(32)

$$D_2' = \frac{t_2 - t_1}{T}$$

(33)

$$D_3' = \frac{t_3 - t_2}{T}$$

(34)

$$D_4' = \frac{t_4 - t_3}{T}$$

(35)

where $D_1'$ is the duty cycle of proposed converter in DCM.

### Table I

<table>
<thead>
<tr>
<th>Element number/Converter</th>
<th>Switch</th>
<th>Inductor</th>
<th>Capacitor</th>
<th>Diode</th>
<th>Voltage gain in CCM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Conventional boost converter</td>
<td>1 1 1 1</td>
<td>1 - D</td>
<td>1 - D</td>
<td>1 - D</td>
<td></td>
</tr>
<tr>
<td>Presented in [13]</td>
<td>8 4 4 -</td>
<td>2 2</td>
<td>1 - D</td>
<td>1 - D</td>
<td></td>
</tr>
<tr>
<td>Presented in [16]</td>
<td>1 2 2 3</td>
<td>1 (1 - D)²</td>
<td>2 2</td>
<td>1 - D</td>
<td></td>
</tr>
<tr>
<td>Presented in [20]</td>
<td>2 2 4 4</td>
<td>4 4</td>
<td>1 - D</td>
<td>1 - D</td>
<td></td>
</tr>
<tr>
<td>Presented in [27]</td>
<td>2 3 4 3</td>
<td>3 2</td>
<td>1 - D</td>
<td>1 - D</td>
<td></td>
</tr>
<tr>
<td>Presented in [29]</td>
<td>2 3 3 4</td>
<td>2 2</td>
<td>1 - D</td>
<td>1 - D</td>
<td></td>
</tr>
<tr>
<td>Proposed topology</td>
<td>1 2 3 3</td>
<td>3 3</td>
<td>1 - D</td>
<td>1 - D</td>
<td></td>
</tr>
</tbody>
</table>

### Fig. 4

Efficiency compression between different converters for versus duty cycle ratios.
By applying voltage-balancing rule for inductor \( L_1 \) and substituting (28), (29) and (31), the following is obtained:

\[
v_{c2,3} = \frac{D'_1}{D_1} v_{c} = v_{c2,3} = v_{c2,2} = v_{c2,4}
\]

(36)

where \( v_{c2,1} \) and \( v_{c2,4} \) indicate the voltage of capacitor \( C_2 \) at \((t_0, t_1)\) and \((t_3, t_4)\), respectively, and \( v_{c2} \) is the capacitor \( C_2 \) average voltage. According to Fig. 2(c), the current of capacitor \( C_2 \) at \((t_0, t_1)\) (\( i_{c2,1} \)) is equal to:

\[
i_{c2,1} = i_{L2,1}
\]

(37)

where \( i_{L2,1} \) shows the inductor \( L_1 \) current at \((t_0, t_1)\).

According to Figs. 2(c) and 2(d), the capacitor \( C_2 \) current at \((t_1, t_2)\), \((i_{c2,2})\), and \((t_2, t_3), (i_{c2,3})\) are equal to:

\[
i_{c2,2} = -i_{L2,2}
\]

(38)

\[
i_{c2,3} = i_{L2,3} + i_{c1,3} - i_{L2,1}
\]

(39)

where \( i_{L2,3} \) and \( i_{c1,3} \) represent the current of the inductor \( L_2 \) and capacitor \( C_1 \), at \((t_2, t_3)\), respectively. By applying KVL in the circuit of Fig. 2(a), we would have:

\[
v_{L2,1} = v_c + v_{c1,1} - v_{c2,1} = L_2 \frac{di_{L2,1}}{dt} + L_2 \frac{di_{c1,3}}{dt} - L_2 \frac{di_{L2,3}}{dt}
\]

(40)

where \( v_{L2,1} \) and \( v_{c1,1} \) indicate the voltage of the inductor \( L_2 \) and capacitor \( C_1 \), at \((t_1, t_2)\), respectively. \( \Delta i_{L2} \) shows the inductor \( L_2 \) ripple current.

By applying KVL in Fig. 2(c), it is resulted:

\[
v_{L2,3} = v_c + v_{c1,3} - v_{c2,3} = L_2 \frac{di_{L2,3}}{dt} + L_2 \frac{di_{c1,3}}{dt} - L_2 \frac{di_{L2,1}}{dt}
\]

(41)

where \( v_{L2,3} \) and \( v_{c1,3} \) indicate the voltage of the inductor \( L_2 \) and capacitor \( C_1 \), at \((t_2, t_3)\), respectively. \( i_{L2,3} \) shows the inductor \( L_2 \) current at \((t_2, t_3)\). By applying KVL in Figs. 2(d) and 2(e), the inductor \( L_2 \) current at \((t_1, t_2)\) (\( i_{L2,4} \)) and its voltage (\( v_{L2,4} \)) are obtained as follows, respectively:

\[
i_{L2,4} = 0
\]

(42)

\[
v_{L2,4} = 0
\]

(43)

By substituting (32) into (35) and (36) and considering large capacitance for capacitor \( C_1 \), the average voltage of capacitor \( C_1 \) (\( v_{c1} \)) is equal to:

\[
v_{c1} = \frac{D'_1}{1-\left(D'_1 + D'_2\right)} v_c = v_{c1,1} = v_{c1,2} = v_{c1,3} = v_{c1,4}
\]

(44)

where \( v_{c1,1} \) and \( v_{c1,4} \) are the voltage of capacitor \( C_1 \) at \((t_2, t_3)\) and \((t_3, t_4)\), respectively.

The voltage of capacitor \( C_1 \) at \((t_0, t_1)\) (\( i_{c1,2} \)) is as:

\[
i_{c1,2} = -i_{L2,2}
\]

(45)

At \((t_1, t_2)\), the voltage of capacitor \( C_1 \) (\( i_{c1,3} \)) is as:

\[
i_{c1,3} = i_{L2,3} - i_{c1,2} + i_{c2,3}
\]

(46)

From Fig. 2, we would have the following equation for output voltage (\( v_o \)):

\[
v_c = v_o
\]

(47)

From Figs. 2(a) and 2(e), the current of capacitor \( C_3 \) at \((t_1, t_2)\) is as follows:

\[
i_{c3,1} = -I_p
\]

(48)

From Figs. 2(c) and 2(d), the following relation is obtained for the current of capacitor \( C_3 \) at \((t_1, t_2)\):

\[
i_{c3,3} = i_{L2,3} + i_{L2,1} - I_p
\]

(49)

The voltage of diode \( D_1 \) at \((t_0, t_2)\) (\( v_{D1,2} \)) is as follows:

\[
v_{D1,2} = -(v_{L1,2} + v_{c1,2})
\]

(50)

The voltage of diode \( D_1 \) at \((t_3, t_4)\) (\( v_{D1,4} \)) is as follows:
\[v_{D1,4} = -v_{C1,4}\]  
(51)

The current of diode \(D_4\) at \((t_2, t_i)\) \((i_{D1,5})\) is expressed as:
\[i_{D1,3} = i_{D2,3} - i_{D2,3}\]  
(52)

At \((t_2, t_i)\), the following relation is achieved for the current of diode \(D_2\) \((i_{D2,3})\):
\[i_{D2,3} = i_{D2,3}\]  
(53)

The voltage of diode \(D_4\) at \((t_0, t_i)\) \((v_{D3,3})\) is achieved as:
\[v_{D3,3} = v_{C3,3}\]  
(54)

The current of diode \(D_3\) at \((t_1, t_i)\) \((i_{D3,3})\) is obtained as:
\[i_{D3,3} = i_{D3,3} - i_{D2,3}\]  
(55)

The below relation is obtained for the diode \(D_3\) voltage at \((t_1, t_i)\) \((v_{D3,4})\):
\[v_{D3,4} = V_1 + v_{C3,4}\]  
(56)

By applying voltage-balancing rule for inductor \(L_3\) and substituting (40), (41) and (43), the proposed converter voltage gain in DCM is calculated as follows:
\[V_2 = 1 + D_1'\]  
(57)

Assuming no losses, it is concluded that:
\[I_i = D_1' + D_2'\]  
(58)

For pure resistance load \((R)\), we get:
\[I_i = \frac{(1 + D_1')}{(D_1' + D_2')^2} V_1\]  
(59)

### III. CRITICAL INDUCTANCE CALCULATION

By considering \(I_{C1,1} + I_{C1,2} = 0\) we get in critical mode, and to calculate the critical inductions of \(L_1\), \(L_{c1,1}\), and \(L_2\), \(L_{c2,2}\), the current-balancing rule in CCM mode for capacitor \(C_1\) and substituting (16), (17) and (18) into it, it is concluded that:
\[I_{SP} = \frac{V_i D_i}{2L_i} + \frac{I_i}{1 - (1 - D_i^2)} - \frac{V_i D_i}{2L_i} \frac{1 + D_i}{1 - D_i} \frac{2 + D_i}{2 + D_i^2} \frac{1}{T^2}\]  
(60)

From (25) and (60), and considering \(I_{v_{1,1}} = 0\), the below relation is achieved for \(L_{c1,1}\):
\[L_{c1,1} = \left(\frac{D}{1 + D} + \frac{RD}{f} + \frac{f}{f}\right)\]  
(61)

where it can be noted that \(L_{c1,1}\) depends on \(D\), \(f\) and \(f\).

By applying current-balancing rule for capacitor \(C_1\) in CCM mode, and by substituting (6), (7) and (8) into it and ignoring \(T_{eq}\), we get:
\[I_{SP} = \frac{V_i D_i (1 - D_i^2) T}{2L_i} + \frac{V_i D_i (1 - D_i^2) T}{2L_i} - \frac{I_i}{R (1 + D)}\]  
(62)

From (26) and (62), the following can be obtained for \(L_{c1,2}\):
\[L_{c1,2} = \frac{1}{2} \left[\frac{D (1 - D_i) + RD}{1 + D} + \frac{D^2 (1 + D)}{1 - D + 1 - D_i^2} \frac{R}{f}\right]\]  
(63)

From the above equation, it can be concluded that \(L_{c1,2}\) depends on \(D\), \(R\) and \(f\).

The normalized magnetizing inductor time constant can be defined as:
\[\tau_{c1} = 2L_i f / R\]  
(64)

From (64), if \(\tau_{c1} > \tau_{c1,0}\), the proposed converter operates as CCM, otherwise it operates as DCM.

### IV. SWITCHING STRESS CALCULATION

By selecting the appropriate switching, the cost of a converter can be reduced to the minimum. One of the main criteria for selecting the type of switch is peak current flow switch (PCFS). In this section, equations related to current of switches are calculated for CCM and DCM.

**A. Calculation of PCFS in CCM**

According to Fig. 2(a), the switch \(S\) current \((i_s)\) is:
\[i_s = i_{L_{1,1}} + i_{L_{1,2}}\]  
(65)

At \(t = T_m\), the current of switch \(S\) is increased to its maximum value \((i_{SCP})\) and is calculated as follows:
\[i_{SCP} = I_{L_{1,1}} + I_{L_{1,2}}\]  
(66)

According to above equation it is clear that \(i_{SCP}\) value has inverse relation with \(L_1\) and \(L_2\), and direct relation with \(R\).

By substituting \(I_{L_{1,1}} = L_{c1,1}\) and \(I_{L_{1,2}} = L_{c2,2}\), the value of \(i_{SCP}\) is increased to its maximum value \((i_{SCP,max})\). By substituting (61) and (63) into (66), the following is obtained for \(i_{SCP,max}\):
\[i_{SCP,max} = \frac{V_i (1 - D_i)^3 + RT}{(1 + D) (1 - D_i) + RT} - \frac{I_s}{R (1 + D)}\]  
(67)

According to Fig. 2(a), \(i_s\) in DCM mode is as follows:
\[i_s = i_{L_{1,1}} + i_{L_{1,2}}\]  
(68)
IEEE TRANSACTIONS ON POWER ELECTRONICS

At \( t = t_s \), the switch \( S \) current reaches its maximum value (\( i_{SP}^{DCM} \)). We get the following equation:
\[
i_{SP}^{DCM} = I_{LP1} + I_{LP2}
\]
(69)

V. EFFICIENCY ANALYSIS

It can be noted the ripples of inductors and capacitors are neglected for efficiency analysis of the proposed converter. During this analysis, the switch on-state resistance is defined as \( r_s \), the forward resistance of \( D_1 \), \( D_2 \), and \( D_3 \) diodes are defined as \( r_{o1} \), \( r_{o2} \), and \( r_{o3} \), respectively. Also, the threshold voltages of \( D_1 \), \( D_2 \), and \( D_3 \) diodes are considered as \( V_{f1} \), \( V_{f2} \), and \( V_{f3} \), respectively. Meanwhile, \( r_{1s} \) and \( r_{2s} \) are the equivalent series resistance (ESR) of inductors \( L_1 \) and \( L_2 \), respectively. In addition, \( r_{c1} \), \( r_{c2} \) and \( r_{c3} \) are the ESR of capacitors \( C_1 \), \( C_2 \) and \( C_1 \), respectively. Then, the resistance loss of the diodes is obtained as follows:
\[
P_{rD} = r_{Di} \frac{(1+D)^2}{D} I_o^2 + r_{fD} \frac{(1+D)^2}{D} I_o^2 + r_{oD} \frac{(1+D)^2}{D} I_o^2
\]
(70)

\( P_{rD} \) is the waveform losses to the threhold voltage losses of diodes:
\[
P_{rD} = V_{f1} \frac{1 + D}{1 - D} I_o + V_{f2} I_o + V_{f3} I_o
\]
(71)

The resistance losses of inductors and capacitors are obtained as follows, respectively:
\[
P_{rL} = r_{1s} \frac{(1+D)^2}{D} I_o^2 + r_{2s} I_o^2
\]
(72)

\[
P_{rC} = r_{c1} \frac{1 + D}{D} I_o^2 + r_{c2} I_o^2 + r_{c3} \frac{(1+D)^2}{D} V_i
\]
(73)

The switch losses can be extracted as follows:
\[
P_S = \frac{1+D}{1-D} I_o + \frac{D(1+D)}{(1-D)^2} V_i I_o
\]
(74)

The switching losses of switch and diodes are calculated as follows:
\[
P_{S,\text{switching}} = \frac{1+D}{6(1-D)^2} V_i I_o \left[ t_{on} + t_{off,s} \right]
\]
(75)

\[
P_{D,\text{switching}} = \frac{(1+D)V_i I_o}{6(1-D)D} \left[ t_{on,s} + t_{off,s} + t_{off,Di} + t_{off,Di} \right]
\]
(76)

where \( t_{on,s} \), \( t_{off,s} \), \( t_{on,Di} \), \( t_{off,Di} \), \( t_{on,Di} \), and \( t_{off,Di} \) are the characteristics of switch and diodes. Note that the switching loss of \( D_3 \) diode can be neglected due to its off-state voltage value. Using (70)-(74) and considering switch losses as \( P_{S,\text{switching}} \), the efficiency of proposed converter is obtained as follows:
\[
\eta = \frac{1}{P_{S} + P_{D} + P_{L} + P_{C} + P_{S,\text{switching}} + P_{D,\text{switching}}} \times 100
\]
(77)

VI. EXPERIMENTAL RESULTS

To verify the extracted theoretical concepts of the proposed converter, the experimental results are obtained at CCM and DCM. These results are obtained under presented parameters in Table II. Meanwhile, the parameters of the proposed converter prototype are presented in Table III.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>CCM</th>
<th>DCM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Duty cycle</td>
<td>D=50%</td>
<td>D’=50%</td>
</tr>
<tr>
<td>( C_1 )</td>
<td>110\mu F</td>
<td></td>
</tr>
<tr>
<td>( C_2 )</td>
<td>63\mu F</td>
<td></td>
</tr>
<tr>
<td>( L_1 )</td>
<td>5mH</td>
<td></td>
</tr>
<tr>
<td>( L_2 )</td>
<td>100\mu H</td>
<td></td>
</tr>
<tr>
<td>( L_3 )</td>
<td>2mH</td>
<td></td>
</tr>
<tr>
<td>( V_f )</td>
<td>500\mu H</td>
<td></td>
</tr>
<tr>
<td>( V_I )</td>
<td>12V</td>
<td></td>
</tr>
<tr>
<td>( R )</td>
<td>100\Omega</td>
<td></td>
</tr>
<tr>
<td>( f )</td>
<td>10kHz</td>
<td></td>
</tr>
</tbody>
</table>

A. Critical Inductance Calculation

Critical inductance values, the proposed converter would operate in DCM.

B. Experimental Results for CCM

In order to verify the satisfying operation of proposed converter, a laboratory prototype is built. The operating of proposed converter is examined under CCM at \( D = 50\% \). The other parameters of the implemented circuit are presented in Tables 2 and 3. The experimental results are shown in Fig. 6. The inductors voltage confirms the theoretical concepts. As shown in Figs. 6(a) and 6(b), the voltage of the inductors \( L_1 \) and \( L_2 \) is increased at \( T_{on} \), and in accordance with (1) and (9) both are approximately 12\% . In addition, the voltage of the inductors \( L_1 \) and \( L_2 \) are decreased during \( T_{off} \) in accordance with (2) and (10), respectively.

The voltage waveforms of the capacitors \( C_1 \) and \( C_3 \) are shown in Figs. 6(c) and 6(d), respectively. It is obvious that \( V_{c1} = 12V \). Using (15) and (25), the theoretical value of average load voltage is 36V, which is verified by presented results in Fig. 6(d). It should be noted that there are differences between theoretical and experimental results due to parasitic components. The performance of the proposed converter under different load and step load is shown in Fig. 7(a).

In conclusion, the load voltage can reach to its steady state with small ripple due to considering limited capacitance for output capacitor when load is varied. Low
time constant for output capacitor discharging is occurred when the light load is considered, as a result, the energy of capacitor \( C_i \) is discharged at the load and the output voltage is reduced. But, in the large resistive load, given that the time constant of capacitor discharge is increased then the energy of the capacitor is reduced less. The time constant variations of capacitor discharge in the different loads are caused a slight ripple in the amount of the output voltage at steady state. Of course, the output voltage can be fixed in steady state for different loads by designing proposer closed-loop control system. The efficiency analysis of proposed converter is shown in Fig. 7(b) under same \( V_i \) and \( D \), and different loads. As illustrated, the highest calculated efficiency in simulation is approximately 96%, while the highest calculated efficiency is almost 93.8%. Meanwhile, the switch \( S \) current in CCM is changed in accordance with (65) and its maximum value is achieved at \( t = T_m \) to 1.7A (eq. (66)).

**Fig. 6.** Experimental results in CCM for: (a) \( L_i \) voltage; (b) \( L_2 \) voltage; (c) \( C_i \) voltage; (d) \( C_j \) voltage

**Fig. 7.** (a) The output voltage variations by load changing; (b) Efficiency analysis of the proposed converter

**C. Experimental Results for DCM**

Considering Table II, the proposed converter would be in DCM. The experimental results in this mode are shown in Fig. 8. As shown in Figs. 8(a) and 8(b), the voltage of inductor \( L_1 \) is in accordance with (28), (29) and (31). Also, the voltage of inductor \( L_2 \) is in accordance with (40), (41) and (43). The voltage of the capacitors \( C_i \) and \( C_j \) are shown in Figs. 8(c) and 8(d), respectively. It is obvious that \( V_{C1} = 20V \), in accordance with (66). The average voltage of the capacitor \( C_j \) and load is \( 52.5\% \), in accordance with (47) and (57), respectively. It can be noted that the differences between theoretical and experimental results are due to parasitic components. As shown in Fig. 7(b), the highest efficiency values of proposed converter in simulation and calculated are approximately 90.5% and 87.9%, respectively. Also, the switch \( S \) current is equals to 7A in accordance with (69) at DCM.

**Fig. 8.** Experimental results in DCM for: (a) \( L_i \) voltage; (b) \( L_2 \) voltage; (c) \( C_i \) voltage; (d) \( C_j \) voltage

**VII. CONCLUSION**

In this paper, a new structure for non-isolated dc-dc boost converters was proposed by VL technique and its voltage and current equations of elements and semiconductor devices were extracted in CCM and DCM, and critical inductance relations were calculated. Following, the structure of proposed converter and its efficiency was compared in CCM with other conventional non-isolated boost converters from the standpoint of number of switches, inductors, capacitors and diodes, and voltage gain at CCM. It was shown that for same inputs, the proposed converter provided higher voltage gain. Considering \( V_i = 12V \), \( f = 10kHz \), \( D = 50\% \) and \( D' = 50\% \), the average load voltage in CCM and DCM are 36V and 52.5V, respectively, which the theoretical and experimental results confirm fairly each other. Given that these voltage gains achieved just by only one switch which turned on and turned off by specified duty cycle (dependent on voltage gain) then special controller system is not required. In addition, the current stress of switch was studied. The PCFS of switch \( S \) in CCM, critical and DCM are 1.7A, 3.2A and 7A, respectively.

**REFERENCES**


IEEE TRANSACTIONS ON POWER ELECTRONICS


Farzad Mohammadzadeh Shahir (‘S17) was born in Tabriz, Iran, in 1985. He received the B.S. degree in electronic engineering from the Department of Electrical Engineering, Mianeh Branch, Islamic Azad University, Mianeh, Iran, in 2008, and the M.S. degree in electrical engineering from the Department of Electrical Engineering, Ahar Branch, Islamic Azad University, Ahar, Iran, in 2011. He is currently a Ph.D. student of electrical engineering in the Department of Electrical Engineering, Urmia Branch, Islamic Azad University, Urmia, Iran. He is the author and co-author of more than 33 journal and conference papers. Since 2017, he has been a faculty member of the IEEE Student Branch of Urmia Branch, Islamic Azad University, Urmia, Iran. His current research interests include the power system dynamic, the analysis and control of power electronic converters and their applications.

Ebrahim Babaei (M’10, SM’16) received the Ph.D. degree in Electrical Engineering from University of Tabriz, in 2007. In 2007, he joined the Faculty of Electrical and Computer Engineering, University of Tabriz. He has been Professor since 2015. He is the author and co-author of more than 330 journal and conference papers. He also holds 19 patents in the area of power electronics. His current research interests include the analysis, modelling, design, and control of Power Electronic Converters and their applications. Renewable Energy Sources, and FACTS Devices.

Prof. Babaei has been the Editor-in-Chief of the Journal of Electrical Engineering of the University of Tabriz, since 2013. He is also currently an Associate Editor of the IEEE Transactions on Industrial Electronics and IEEE Transactions on Power Electronics. He has been the Corresponding Guest Editor for different special issues in the IEEE Transactions on Industrial Electronics. In addition, Prof. Babaei has been the Track Chair, organizer of different special sessions and Technical Committee member in most important international conferences organized in the field of Power Electronics. Several times, he was the recipient of the Best Researcher Award from the University of Tabriz. Prof. Babaei has been included in the Top One Percent of the World’s Scientists and Academics according to Thomson Reuters’ list in 2015 and 2016. From Oct. 1st until Dec. 30th 2016, he has been a Visiting Professor at the University of L’Aquila, Italy.

Murtaza Farsadi was born in Khoiy, Iran in September 1957. He received his B.Sc. degree in electrical engineering, M.Sc. degree in electrical and electronics engineering and Ph.D. degree in electrical engineering from Middle East Technical University (METU), Ankara, Turkey in 1982, 1984 and 1989, respectively. Now, he is working as a professor in the Electrical Engineering Department of Urmia University, Urmia, Iran. His main research interests are in industrial power electronics systems and FACTS, HVDC transmission systems, DC/AC active power filters, renewable energy, hybrid and electrical vehicles, and new control and optimization methods in Micro Grids and Smart Grids power systems.

http://www.wileyonlinelibrary.com/journal/ipec